We propose a non-destructive means of characterizing quantum dot parameters across a semiconductor wafer by inducing a quantum dot on the material system of interest with a separate probe chip that can also house the measurement circuitry. We show that a single wire can create the dot, determine if an electron is present, and be used to measure critical device parameters. Adding more wires enables more complicated setup and measurements. As one application for this concept we consider silicon metal-oxide-semiconductor and silicon/silicon-germanium quantum dot qubits relevant to quantum computing and show how to measure low-lying excited states (so-called "valley" states) in a novel way. The approach provides a simple and flexible method for characterization applicable to various quantum systems.
Semiconductor heterostructures often serve as the substrate for many solid-state devices. For quantum devices such as qubits, their quality depends crucially on the properties of the wafers. Often, these qubit characterization parameters can only be ascertained by fabricating the device and measuring it at cryogenic temperatures. Quantum dots (QDs) in silicon for quantum computing (QC)
1 are a great example. The indirect band-gap of silicon creates low-lying excited states in the QD heterostructure; if this "valley splitting" is too small, initialization, readout and even gate operation of the qubits is impeded. Optimizing the valley splitting of silicon QD qubits-in addition to other important parameters such as coherence time, charge noise, etc.-is needed for the eventual construction of quantum computers, and is limited by the design-fabrication-test cycle time.
We propose a method of characterizing material properties using a separate probe chip that both creates the dot(s) and measures them. This concept was inspired by the ion trap stylus approach 2, 3 where an ion qubit is trapped on a stylus-like tip that can be brought close to a material to characterize its properties, and also by the scanning nitrogen-vacancy (NV) center tip which can be used to detect magnetic fields at nanoscale for imaging or couple to spin qubits [4] [5] [6] [7] [8] [9] . While these ideas involve putting a qubit on the scanning tip itself, our scheme uses a separate gate chip to induce a qubit in the material structure under study, then measure those material and qubit parameters of interest using the circuits on the gate chip. Indeed, scanning tunneling microscope (STM) tips have already been used to create effective dots on the surface of InAs 10,11 and, more recently, Si 12 , using tunneling to do spectroscopy. Here, we induce the dot qubit within the material in an environment realistic to quantum computing and consider dispersive readout for characterizing material and qubit properties.
To justify the viability of our approach we consider specifically silicon metal-oxide-semiconductor (MOS) type and silicon/silicon-germanium quantum well (QW) type structures as examples to investigate relevant properties for silicon-based qubit devices. We describe the general geometry of the heterostructure wafer and the gate chip and provide electrostatic simulations of the induced QD. Then, we show how to load the QD and detect the electron by dispersive readout using the quantum capacitance of the induced QD all with the same wire. Finally, methods for measuring the valley splitting based on a much stronger quantum capacitance of the qubit levels at spin-valley anticrossing are discussed using one or more wires. Figure 1 shows the schematic pictures of a possible setup. The gate chip containing required trapping and measurement circuitry is placed perpendicular above a semiconductor structure, such as MOS [ Fig. 1 (a) ] or Si/SiGe QW structure [ Fig. 1 (b) ]. Applying positive voltage V g to the gate wire induces a confining electrostatic potential in the 2D quantum well in the structure [ Fig. 1 (c) ] and orbital wavefunctions show typical 2D QD orbital characters [ Fig. 1 (d) ]. Electrons can be trapped into the induced QD as was depicted by red regions in Fig. 1 (a) for MOS and (b) for QW. The energy levels of the induced QDs have nonzero second derivative w.r.t. the applied voltage (i.e. a quantum capacitance), allowing for a dispersive readout by coupling to a detector circuit which can be integrated in the gate chip [13] [14] [15] . We performed electrostatic simulation of the device 16 using dimensions for MOS and QW devices that are typically used in experiments. For a MOS structure 17, 18 , a silicon oxide layer of 10nm overlays the silicon substrate of 200nm. For a QW structure 19, 20 , a strained silicon quantum well of 10nm is sandwiched between a 200nm SiGe substrate and a 40nm SiGe spacer which is capped by 10nm of silicon. We choose a reasonable and manufacturable gate chip design to demonstrate the main concepts in this work. The gate wire size is chosen to be 10nm×10nm and 1 µm long, and 10nm away from the top of the heterostructure. We considered different sizes of gate wafers as well as a bare metallic wire tip with no gate wafer for the simulations and obtained qualitatively similar results. To be specific, we present below results for the gate wire on a silicon wafer of 100nm depth and 200nm width.
To conduct measurements of useful device properties, especially for properties relevant for spin qubits, we need A chip with a metallic wire or gate denoted by M (and other necessary circuitry; L is the inductance and Cp is unavoidable parasitic capacitance) on it is positioned above the semiconductor heterostructure to induce a QD for easy, non-invasive characterization. DC and AC voltages can be simultaneously applied to the gate wire for inducing the quantum dot and its characterization. QD confining potential and four lowest orbitals in MOS device with a DC gate voltage Vg=0.02V are shown in (c) and (d), respectively. Si/SiGe QW device has slightly larger QD than the MOS device for a given Vg in our simulation. The position of the induced QD is slightly off the gate wire position due to the presence of the silicon wafer on which the gate wire is placed.
to populate the induced quantum dot with a controlled number of electrons. This can be achieved in a number of different ways: e.g., (i) an electron-hole pair can be generated near the induced QD by light, and the electron is trapped to the QD while the hole is pushed away from the QD by the electrostatic force, or (ii) one can dope the semiconductor by implanting donors in a specific region (or use large "electron bath" gate 13, 15 ) and use the dot accumulation wire to load electrons from the doped region into the QD (one could then possibly move the electron to another area on the chip as in the STM induced QD device 15 ).
We can possibly detect the charge in the QD via dispersive readout [13] [14] [15] by incorporating a tank-circuit (often superconducting) resonator (typically with frequency ω r of a few hundred MHz to a few GHz) into the gate wire and accumulated QD [e.g., Fig. 1(a) ], and then sending and reflecting resonant microwaves to it. There would be no phase shift of the reflected signal from an empty dot, but if there is a trapped electron, the reflected signal will be phase shifted if the quantum capacitance of the electron energy level is large enough. We send an rf-signal (along with the DC voltage V g ): V = V g +V 1 cos(ω r t). In addition to the conventional capacitance of the gate-toheterostructure QD, C MOS , and a distributed parasitic capacitance C p of the gate to the ground plane, as was depicted in Fig.1 (a) and (b) , there will be a quantum capacitance C q from the second derivative of the energy level ∂ 2 E 1 /∂V 2 g of the induced QD, and the phase shift of the reflected signal due to C q would be 13, 14 ∆φ Q δC
where the Q-factor is defined via the tank-circuit relaxation κ = ω r /Q. Figure 2 (a) and (b) show the QD confining potentials at various V g values for MOS and QW devices, respectively. The second derivative of the orbital energy levels w.r.t the applied V g is shown in Fig.  2 (c) for MOS and (d) for QW. The absolute value of the quantum capacitance is larger for smaller gate voltage V g and can be as large as < ∼ 0.03 aF for MOS and < ∼ 0.01 aF for QW at V g = 0.02 V, for the geometry studied in this work.
For typical low Q tank-circuits 13, 15 having C tot of a few hundred fF (and a frequency in the few hundred MHz range) a capacitance change at level of a few aF is measurable 15 , leading to a phase shift ∆φ ≈ 10 −4 −10 −5 . Figure 2 (e) and (f) show the calculated phase shift for C tot = 1000 fF, vs. Q and V g from Eq.
(1) (assuming δC Ctot 1/Q). The sensitivity to measure a small quantum capacitance will increase for moderately large tankcircuit Q-factors, (e.g., the recently proposed high-kinetic inductance nano-wire resonators 21 with frequency of a few GHz and Q ≈ 10 3 can be used in our proposed vertical gate circuit). As an example, for C q > ∼ 0.01aF as per the simulation, and a reachable resonator parameters 21 : C tot ≈ 30 fF Q ≈ 10 3 , one can obtain ∆φ > ∼ 3 × 10 −4 , which is readily measurable 14, 15 . The lowest detectable C q may be limited by unwanted variation in gate-to-QD capacitance as a function of gate voltage (e.g., due to interface traps below the QD gate 15 ). If the device is in a configuration where the induced QD is close to an electron reservoir or another quantum dot, then the charge stability diagram can be mapped out directly using the tunneling capacitance, 22 where the response signal peaks at a charge transition (similar to Ref. [13] ).
As an example of critical material parameters that the separate gate chip could measure, we now discuss how to measure the valley splitting in a silicon wafer. We first examine the case of a single QD with one electron. Following the ideas of Ref. [17] , a relatively small accumulation mode QD as in Ref. [15] can ensure that the orbital splitting is much larger than the valley splitting, E orb E VS , which allows us to consider only the lowest orbital states in the following analysis. Experimentally, E VS = 300 − 800 µeV and E orb = 2 − 8 meV in small QDs in a MOS device 17 and also E VS = 80 − 100 µeV and E orb = 0.5 meV in another MOS device 23 . For Si/SiGe quantum dots, E VS could be of the order of 80−100 µeV, or it could be much smaller. In the simulation of induced dots the above is satisfied as E orb is of the order of meV [see insets of Fig. 2 (c) and (d) ].
The valley splitting, E VS ∝ aF z , depends linearly on the perpendicularly applied electric field 17 (that is, on the applied top gate voltage). By applying an inplane magnetic field, the lowest two valley states are Zeeman split (with energy splitting E Z ) into 4 levels, as was shown in Fig. 3(a) . The levels 2 and 3 (with different valley content) anti-cross when E Z = E VS , and the splitting at anti-crossing, ∆ a can be phenomenologically parameterized with a dipole matrix element 17 . We have estimated 17 ∆ a = 10 −4 − 10 −3 E VS , using a Rashba/Dresselhaus spin-orbit interaction induced at the heterostructure interface 24 . This was used to describe the relaxation "hot spot" observed in the experiment, which is mainly due to acoustic phonon emission 17 . Given this explicit level structure we calculate the curvature of the levels with respect to the gate voltage V g , obtaining the levels' quantum capacitances, C q,i (this quantifies the non-linear response of the QD system 25 ). In the magnetic field at anti-crossing [ Fig. 3 (a) ], these quantum capacitances may be strongly enhanced w.r.t. that of the simple orbitals discussed above. The ground state has zero curvature (C q,1 =0) from this effect, while for levels 2 and 3 one gets C q,2 = −C q,3 , with the capacitances sharply peaked near the anti-crossing (∆ a
(using a simple model with linear dependence on V g for valley splitting and SOC constants without offsets 24 , as an illustration). With the experimentally estimated ∆ a and slope 17 a, we obtain
which should be measurable in experiments 14, 15 . Another capacitance contribution may appear due to fast relaxation processes 26 . While the relaxation rate Γ rel strongly increases at the spin-valley anti-crossing for a single electron QD 17 (reaching 10 7 − 10 8 s −1 ), it is much slower than the chosen tank-circuit frequencies, Γ rel ω r , thus suppressing this capacitance contribution 26 . A way to enhance |C q,2,3 | is to use the in-plane magnetic field with an angle such that ∆ a becomes much smaller 24 , however making ∆ a smaller will narrow the region where C q is significantly non-zero.
By scanning (sweeping) the magnetic field we will register a sharp peak of phase change of the reflected signal when the Zeeman splitting is E Z = E VS . For this to work, we need to populate the excited states by choosing a temperature comparable to the valley splitting, e.g. for E VS = 100 µeV the temperature should be T ∼ 1 K. Since E V S ∆ a , the populations of the levels 2 and 3 in Fig. 3(a) will be comparable, thus leading to an effective quantum capacitance suppression by ∆ a /kT ∼ ∆ a /E VS ∼ 10 −3 . A way to mitigate these effects would be to use a single QD with two electrons. As shown in Fig. 3(b) , the lowest two levels now anti-cross at E Z = E VS with an anti-crossing splitting ∆ 2e a ≈ ∆ a (scf. Ref. [17] ), and the quantum capacitance is the same as in the 1-electron case, Eq. (2), while the relaxation is strongly suppressed at anti-crossing. Also, the suppression effect due to temperature will not be as strong as in the 1-electron case, since kT ∼ ω r < ∼ 1 GHz and so ∆ a /kT ∼ ∆ a /ω r ∼ 10 −1 − 10 −2 . Since, however, we are in a regime ω r ∆ a (opposite to that where a quantum capacitance approximation is valid) the effective quantum capacitance is suppressed by a form factor:
. E.g., for E VS < ∼ 100 µeV the suppression factor is ∆a ωr 2 ≈ 1/40 2 . Thus, this method would be sufficient to measure not too small valley splitting. An alternative method to measure the valley splitting with a slightly more complicated gate circuit is to induce a double QD using two or three gate wires on the gate chip. Let us consider a DQD with a single electron, assuming each QD has the same valley splitting. The detuning between the QDs can be changed by tuning the voltages on the two QD-defining gates. At zero detuning (ε = 0), one is at the degeneracy point of the lower eigenvalley v1-electrons. [v1 is the lower valley and v2 is the upper valley states. See Fig. 3(b) ]. The left-right tunneling t between the dots defines the splitting at anti-crossing, 2t. One then can measure the change of the reflected signal at the degeneracy point (where the energy curvature is maximal) using a tankcircuit frequency ω r 2t. By sweeping the detuning to ε = E VS the v1-electron from the left can tunnel to the v2-level from the right. This tunneling possibility forms another anti-crossing and corresponding splitting (assume the same 2t). (This kind of tunneling is briefly discussed in Ref. [23] and then at length in Ref. [27] .)
To measure the valley splitting, one starts at ε = 0, and populates the lowest two levels by temperature. One then moves (faster than the relaxation time T 1 ) to a detuning ε = E VS , while sending a microwave with ω r 2t, to encounter a sharp change in the reflected phase (provided that t E VS ). This can be fulfilled for 2t ≈ 2 − 4 GHz and ω r ≈ 0.5 − 1 GHz. Once ε = E VS is reached, the reflected signal changes accordingly, due to maximal quantum capacitance C q = e 2 2t similar to the experiment of Pettersson et al. 22 . The quantum capacitance at this anti-crossing is estimated of the order of 10 fF, which is several orders of magnitude larger than at the spin-valley anti-crossing discussed above. In order to be able to distinguish the anti-crossings at ε = 0 and at ε = E VS , one needs E VS > ∼ 2t which sets the lowest measurable valley splitting, E VS > ∼ 5 − 10 µeV. The main difference of this proposal from that of Ref. [27] is that the probing signal is far off resonance with the level splitting, at a constant tank-circuit frequency ω r 2t, and the signature of valley splitting is easier to measure.
Finally, we note that an additional (tunable) microwave field can be introduced to the above proposed experiments to drive transitions between quantum dot states, which may allow for further or improved characterization (and also introduces another absolute energy scale to compare to, in addition to the magnetic field).
Inducing quantum dots offer the potential for nondestructive qubit characterization across a wafer, speeding optimization of materials and quantum devices such as qubits. Our concept is applicable to many different materials and systems as the inducing and measurement chip can be fabricated on a substrate different from the materials system under consideration. We showed that inducing QDs and measuring valley splitting in silicon devices are plausible with current experimental technology. Based on this concept, other materials and systems (germanium, holes instead of electrons, topological systems, etc.) and qubit approaches (encoded qubits, different readout techniques, even linear arrays of qubits making small quantum computers) can be explored without actually fabricating the quantum dots themselves.
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